Maxim-integrated MAXQ Family Users Guide: MAXQ8913 Supplement Manuel d'utilisateur Page 36

  • Télécharger
  • Ajouter à mon manuel
  • Imprimer
  • Page
    / 114
  • Table des matières
  • MARQUE LIVRES
  • Noté. / 5. Basé sur avis des utilisateurs
Vue de la page 35
MAXQ Family Users Guide:
MAXQ8913 Supplement
6-4
6.1.4 Port 0 Output Register (PO0, M0[00h])
This register stores the data that is output on any of the pins of port 0 that have been defined as output pins. If the port
pins are in input mode, this register controls the weak pullup for each pin. Changing the data direction of any pins for
this port (through register PD0) does not affect the value in this register.
6.1.5 Port 1 Output Register (PO1, M0[01h])
This register stores the data that is output on any of the pins of port 1 that have been defined as output pins. If the port
pins are in input mode, this register controls the weak pullup for each pin. Changing the data direction of any pins for
this port (through register PD1) does not affect the value in this register.
6.1.6 Port 0 Input Register (PI0, M0[08h])
Each of the read-only bits in this register reflects the logic state present at the corresponding port pin, unless the
Schmitt trigger for that pin has been disabled by setting PID0.x to 1.
6.1.7 Port 1 Input Register (PI1, M0[09h])
Each of the read-only bits in this register reflects the logic state present at the corresponding port pin.
Bit #
7 6 5 4 3 2 1 0
Name PO0
Reset 1 1 1 1 1 1 1 1
Access rw rw rw rw rw rw rw rw
Bit #
7 6 5 4 3 2 1 0
Name PO1
Reset 0 0 0 0 1 1 1 1
Access r r r r rw rw rw rw
Bit #
7 6 5 4 3 2 1 0
Name PI0
Reset s s s s s s s s
Access r r r r r r r r
Bit #
7 6 5 4 3 2 1 0
Name PI1
Reset 0 0 0 0 s s s s
Access r r r r r r r r
Maxim Integrated
Vue de la page 35
1 2 ... 31 32 33 34 35 36 37 38 39 40 41 ... 113 114

Commentaires sur ces manuels

Pas de commentaire