
DS4830A User’s Guide
110
11.2.15 – I
2
C TX Page Interrupt Enable Register (I2CTXFIE)
TX PAGE ENABLE: Setting this bit to ‘1’, enables the TX PAGE for all enabled slave addresses.
Reserved. The user should not write to these bits.
TX Page Threshold Reach Enable: Setting this bit to ‘1’, enables TX page threshold reach interrupt.
Reserved. The user should not write to this bit.
11.2.16 – I
2
C TX Page Status Register (I2CTXFST)
Reserved. The user should not write to these bits.
TX Page Threshold Reach Enable: The I
2
C controller sets this bit to ‘1’ when number of bytes
remaining in the TX page is 4 for the current active slave.
Reserved. The user should not write to this bit.
11.2.17 – I
2
C Receive FIFO Interrupt Enable (I2CRXFIE)
Reserved. The user should not write to these bits.
FIFO Enable: Setting this bit to ‘1’, enables the receive FIFO.
Reserved. The user should not write to these bits.
FIFO FULL: Setting this bit to ‘1’, generates an interrupt when FIFO receives 8 bytes (FIFO FULL).
Reserved. The user should not write to these bits.
FIFO THSH: Setting this bit to ‘1’, generates an interrupt when FIFO receives 4 bytes.
FIFO EMPTY: Setting this bit to ‘1’, generates an interrupt when receive FIFO is empty
11.2.18 – I
2
C Receive FIFO Interrupt Enable (I2CRXFST)
Reserved. The user should not write to these bits.
FIFO FULL: This bit indicates that the receive FIFO has received 8 bytes. This bit must be cleared
to ‘0’ by software once set. Setting this bit to ‘1’ by software causes an interrupt if enabled.
Reserved. The user should not write to these bits.
FIFO EMPTY: This bit indicates that the receive FIFO has received 4 bytes. This bit must be
cleared to ‘0’ by software once set. Setting this bit to ‘1’ by software causes an interrupt if enabled.
This bit indicates that the
This bit must be cleared to ‘0’ by
software once set. Setting this bit to ‘1’ by software causes an interrupt if enabled.
Commentaires sur ces manuels